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Abstract 
The CAn-tool PROTEST (P~obabilistlc 
~ability Analysis) is ---presented. 
PROTEST estimates for each fault of a 
combinational circuit its detection 
probability which can be used as a 
testability ~ea8ure. Moreover it 
calculates the number of random test 
patterns which must be generated in order 
to achieve th e required fault coverage. 
It is also demonstrated that the fault 
coverage will i~crease and the necesssry 
number of random patterns will 
drastically decrease. if each primary 
input is stimulated by test patterna 
having specific probabilities of being 
logical "I". PROTEST uses this fact and 
determines for each input the optimal 
signal probability for a randomly 
generated pattern. 
1.0 Introduction 
The test of digital systems by random 
~atterns makes it possible to di~pen~~ 
with th e generation of test patterns from 
a description of the circuit structure. 
Automat ic test pst tern generation (ATPG) 
is one of the most expensive tasks in 
VLSI-design. The costs "re high even if 
scan-pat hs , scan-setS. LSSD or similar 
"design for testab11it,~ methods are u~ed 
(see (tiW1771. (HuSaell>. These lIethods 
reduce ATPG for arbitrary digital systems 
to ATPG for coubinational circuitB. But 
the size of the resulting combinational 
circuits in VLSI exceed the capacity nf 
the available on general purpose 
computers. Tes~ g~neration6for integrated 
~lrcuiti ~lth 10 - In transiAtors 
require s a computing time which can be 
counted by magnitudes of days {GoeI811. 
An alternative to ATPG is the test with 
randomly generated patterns. This can be 
done either by using additional test 
hardware on the chip for self testing or 
by an e xternal test. 
In order to do self te s t all atorlns 
components of the chip are u 8 u811y 
configured as one or mor e feedback shift 
registers during testing [Much8lj. In 
this special testllode thes e registers 
generate pseudo-random patterns for the 
combinational part of t h e circuit and 
evaluate and compress the responses by 
signature analysis [HeLe83j. 
An external random test is carried out by 
shifting randomly generated patterns in a 
scan path. 
Both external and self test reduce the 
test problem to the test of combinational 
circuita. The application of random 
patterns requir e s the determination of 
the necessary test length in order to get 
the desired fault coverage of the 
commonly used stuck-at fault model on the 
gate level. This problem Is solved by th e 
procedure called PROTEST (Probabilistic 
Testabillty Analysis). 1t--- esti.atea 
slgnal probabillties and fault detection 
probabilities in combinational circuits. 
They are defined ss follows~ 
Signal and fault d~L~ctioD probabllilles: 
Let I be the set of the pIi.ary inputs of 
the circuIt S. During testing each input 
i 6 I is atipulated by a randomly 
ge nerated signal, which is logical "1" 
with probability Pi. These probabilities 
determine a tupel of boolean rsndom 
variables T ;"' <.E.i I i~n with 
P(.E.i",l) .. Pi· 
The slsnal probability Pk of a node k of 
S Is the probability, that k is logical 
"I" if the circuit is ~timulated by a 
sequence impleme nting T. 
The fault detection prQbabilitt P f of a fault f Is the probabilIty that this 
fault Is detecte~. If the cirCUit Is 
stiaulat e d by a sequence iaplementing T. 
The computation of 
probability can be 
compu~lng of slgnal 
the fault detection 
reduc e d '0 
probabilities 
". (aee 
22nd Design Au.tomation Conference 
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sect. 3). For co_binational circuits 
without r econvergent fan -out V. and p, 
Agrawal propoaed an alsorithm calculatins 
the signal probabilities [AgAg75}. 
All known algorithma for the general case 
show exponential complexity. Recently the 
author has shown that computing the 
8ignal probsbilities 18 NP-hard (Vu84J. 
Therefore the exact determination of 
a ignal probabilities is not an efficient 
test tool. Consequently the tool PROTEST 
t rie8 to estimate such pr obah i lities only 
and works wi th ne ar ly linear effort. A 
similar tool -STAFAN - was presented by 
Jain and Agrawal IAgJa84J. which 
extrapolates such probabilities froa runs 
of logic simulation. Savir et al. 
proposed a method to determine upper and 
lower bounds of the si8na~ probabilitiy 
of a node (BDS84i. PROTEST however 
computes a re al number as estimstion of 
both s igna l and fault detection 
probability. 
The input for PROTEST Is • description of 
• combinational circuit. The output is: 
an estimation of the signal 
probabiliy at each node for a given 
tupel of signal p robab ilitiea at 
each primary input; 
an estimation of the fault detecti on 
probability of each fault for a 
given tupel of signal probabilities 
at each primary inp u t ; 
th e number of patt@rns which must be 
generated to reach a required fault 
coverage with a desired confidence. 
a tupel of signal probabilities for 
the primary input8 which maximizes 
the fault detection probabilities of 
the fault3 in thc circuit; 
rand om pattern sets, which are 
input 
8ignal 
logical "I" at each primary 
with the optimized 
probabilit y calculated above ; 
results of a static fault 
with thes e patterns. 
8imulation 
In this paper we present the a lBorithma 
and results of PROTEST. 
2.0 The estim.tion of the ahnal 
pt'QbabU1tles 
PR OTEST accepts combinational circuits 
with arbitrary boolean £un~tion8 as basic 
components. To aimp lify the notation in 
this paper only inverters and 2-input 
ANDa are used. 
Let S:- <I.O,K ,B > be a combi n ational 
circuit with the set of primary inputs I 
I -
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,'c',S.,0-e'cc: The notation for a combinational 
circuit. 
c 
• 
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V(a,b) - {x '''2} 
Xl has the I.mediate 
x 2 has the immediate 
"4 
successo rs 
successora 
PIg. 2: Joining poInts. 
and the aet of primary outputa O. They 
are subsets o f the set K of ~ll nodes. • 
is the ae t of the logi c co.pone~ts (see 
tig. 1). 
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For two nodel K,f ~ ~ the let of joining 
point a V(K,y) conaiats of tho.e nodea k 6 
K, which have at lealt two i.mediate 
• ucce •• ors, one of thea i. on a path to • 
and the other i. on a p.th to , (lee fig. 
2). 
If the node c 11 .n output of an AND with 
b, then there is a 
at c if and only if 
th e inputa 
recon"eI·gent 
Vea,b) {}. 
a and 
fan-out 
Let <£i I iGI> be a tupel of boolean 
rand oa "ariables, ODe for each priaary 
input. Thil tupel induces boolean random 
"ariablea Rk for each node k 'K. In 
order to determine the aignal probability 
Pk - P(2k-1) we .ust diltinguiah 4 e •••• : 
1) k 6 I: 
2) 
» 
4) 
(1) 
The ~igna l probability for each 
primary input i. given. 
k is output of an in"erter with the 
input a. 
Then ~e have Pk - 1 - Pa 
k is output of an AND with the Input 
a and b and with V(a.b) - (l. 
Then Ilk· p. * Pb' 
k is output of an AND with the 
inputs a and b and with V(a.b) , (J. 
For elLch subset v c V :_ V(a.b) 
we deJ:ine the boolean foraula 
.\ ,- fl'x 'IT y, 
xGv yGV-v 
Each of thOle foraul •• 
repre senta one Inatance of the 
logIcal values .t ~he nod es In 
V. Let P(R II. ) be the 
conditional pr~babYlity Vf • 
being logical "I" if A ia 
true. Then we have v 
V Pk .. P k :-
:::E: • V 
vcV A 
* P(t.IAVv) * P(~bIAV~). 
- v 
TIL@ mai n efforL in deter.ining Pk ariaes in case 4. becaule here the number of 
a u •• ands increaaea exponentially with the 
cardinality of V(a.b). 
aut an e.ci •• ted value s~ of Pk 1s 
.chieved by re st ricting the evaluation of 
tor.ula (1) to a bounded subset V £ V 
with elrdl~ality IVI ~ n. Then V~ have 
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(2) 
• W 
• v 
w 
sk - Pk :-
• PCRaI A\) • 
In order to get a small error Ipk - PkWI 
we have to aelect appropriate elements 
for W c V. Let ua introduce the notations 
for the-.t.ndard deviation 
;-./p(lpr 
a a 
and for the covariance 
For every logical formula A a formula 
indexed vith A, e.g . 
SIA(.2.
a
) : - JP(.2.a l A)(l-P(p.a IA» 
is defined al the restriction to the cale 
of A being tru •• 
With an arbitrary enumeration (kl •••• k.> 
of V, vith the •• tl 
and with 
> 
V, 
'k 1-0 ••.• -1. 
j-'+l •• ~ .r 
dj' 
For j : - 0 , ••• ,\11-1 and wlth 
following equatiort holds: 
v 
* pen II. j). £a t 
By mean. of 
atraishtforvard 
achieve a 
Bayes' formula and 
tranafor. a tion a 
tho 
lIoae 
0" 
"l+1 • L 
t,,£Vj 
Cov<.p. • .llt. ). Cov(f.b • .f.k ) I 
• j+l j+l 
The differen~e V betWtyn the t otal 
eltl~atlon error Pk - P k and the error 
which ar1ses if we take the Jvtni n g (xfoint 
x lnto conSideration Pk - P k i, 
therefore 
Cov(£a·.f.x )COV(f.b · f.x )/S(p'x )2. 
An appropriate strategy to select a 
lubset W c V Is to minimize the value of 
I~ Cov(l. .1. )Covc'f-b'.l ) I S(,p. )2 1. 
xGV-W .:It x x 
Indeed there ate aome special caaea , 
where the optimality of this st ra tegy 1_ 
provable (Wu84J. But in general this 
procedure 18 • heuristic to estimate 
algnal prob.blities and to estiaate the 
poasible erro r In e a rls.tion. 
This p r ocedure 18 part of PROTEST and 
requires the parametera HAXVERS, 
daters!nin. the maximal cardinality of W, 
an d HAXLlST, determining the ~a~imal 
length of the paths in which joining 
points are ses r ched. 
3 . 0 The fault detection probability 
The computation of fault dete ction 
probabilities can be transformed in to the 
computation of signal p r obabi lities in a 
rather trivial way. But this yields 
quadtatic complexity and t h erefo re it i s 
not appropriate fo r all applications. 
Wha t is Indeed possible with linear 
complexity i. th e e.timatlon of the 
probability of aln81e path aensl tl:l n8 to 
an output . A teat pattern aensltl~e. a 
Bingle path from a pin x of some logical 
component of the circuit to a p r ima r y 
output o. if there ia exact l y one path 
frOM x to o. in which the l ogical value 
at tach node dependa from t he value at x. 
The detection probability of a 
atuck - at-i. 1_0,1, fault at x can be 
estimated by the probability that x has 
the value "NOT( i )" and that at tbe aalile 
t1me a single path is aensitized. This 
can be r educed to tbe calculation of 
signal probabilitie s too. This met h od 
still needs s considerable computing time. 
But fo r many appl i cationa the modeling of 
t.he lIignal flow is sufficent. In thill 
case t.he t r anafo rm ation of the ad diti onal 
boolean formulaa into 
ci r cuit ia avoide d. 
• • w parta of the 
Each component of the circuit represents 
a boolean fu n ction f: {O,l}o --) to.l}. 
All thoae fu nctiona can be mapped in & 
unique nway into arlt hmeti~ functions 
f: { O.I) --) {O,I) by the 
transformationa ~ 1--) l-~ and 
x'y 1--) x·y. No w for each pin x of a 
cOlilponent we define a function s(x). 
which r epreaen t s the probability that 
there exists a sensitited path from x to 
a primary output. Let x be the output pin 
of f, "", .. ,x the input p ini' of other 
compone~t8 wWich are directly connec t ed 
to x, and e 1 ," .e n the input pins of f. 
We define the allociative operation 
t~y :_ t+y - 2ty . Then we Bet 
.(X) :_ .(x I ) C .0' ~ B(Xm) and 
a(e i ) : - .(x) * (f(p , •• p ,D ,··, Pe ( tl e i _ l n 
f(p • •. p . l •. .• p» . 
e l e i _ 1 en 
An alternative model for c ircuits with a 
lar8e number of p r imary outputs i s 
.(x) :- 1 - (l-p )"' . . *Cl-p ) . 
Xl xm 
(p,sl . to.5. 0.75-2.0375-21 
IP.SI . 10.5.0.75- 2.0.375- 2 1 
10.5.0.3751 10.5.0.3751 
10.5.0.3751 10.5.0.3'751 
• • 
• 
Flg •• : Signal modeling 
80th alternativet are implemented in 
PROTEST and th e y 
detection probabilities 
and x I : . (l - px)a(x) . 
de termine fault 
hy xO:" pxs(x) 
Th e accuracy of theae procedures is 
sufficie nt for all applications 
described. Moreover PROTEST offers also 
the option to estimate the probability of 
8ingle path sensitiza t ion. 
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4.0 The vali dit y of PROTEST 
Agrawal and Her~er deacribe in IAgHe82 ) 
how they transformed the r esults of the 
testabi l ity measure SCOAP into va l ues 
ca lled P~COA torresponding to the fault 
d etect i ofi ~rcbabi l ity. For each fault 
they determined also the variable PSI ~hich is the quotient of the numbe r o~ 
patterns detecting the fault and the 
number of applIed test patterns. The 
~ nvestigatlons in [AgMe82J show t hat 
there is only a cor r elation 0.4 between 
P SCOt ' and P S1H even for pure com~ national circuits. 
For eac h fau lt f the value of P (f) is 
the estimated detection probabf£Ity by 
PROTEST . The variable s PpROT and PS1H however correlate wi th P
SjH with more than 0.9 . These corre at ions were 
obtained with more than 10 circuits . Two 
examples are t h e TTL ALU SN741BI - ca ll ed 
ALU and the ci l'cuit: MULT, which 
computes A + B + C * D fo r B bit wide 
data. HULT is built with 1 568 gate 
equiva l ents according to the proposa l of 
IHart801· 
:- L,IPpROT-PSIH I/( N'umber of fau l ts) 
f 
i s the average difference between the 
real values obtained by simulation and 
those estiaate~ by PROTEST. Co i s the 
correlat i o n ~oetficient of PpROT snd PS1M ' 
I I 
I Herr A C I 
I ." 0 I 
I ALU O. IS 0.04 0.97 I 
I HULT 0.48 0.11 0.90 I I 
Table I ' Maximal on' average e rr o r s ,,' 
correlations 
Figure 5 s h ows the co r re l ation diag r am 
for the ALU, wh ere each faul t is 
positioned accol'ding to i t s values of 
P PROT and l' 5 Ue 
Figut'e 
easily 
higher 
6 is the analogue 
notices that in 
than PpROT' 
fot' MULT. One 
general P S1H is 
This bias Is caused by the ve r y simple 
model in g of the signal flow, which does 
not take into account that sensitization 
of seve r al paths at the same ti me may 
also result I n fault detect i on . The 
u n der-estimation of the fault detectio n 
pr obability has consequences 'or 
computing test lengths . 
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Fig . 6 Correlation dlagra~ for MULl PpROl 
5.0 Necessary te at: lensths 
Let P be a set of stuck-at faults. For 
the aake of simplici ty we assume that 
fault dete ct ion is s t a ti.ti ca lly 
independent, in ot hl!r word s, th e 
probability P, thac a pattern detects f 
I s th e same, Qhether th tv patt e rn d e t ec t s 
some other faults too or not. 
The probability that n patterns detect 
all faults 1n F is 
(3) P F :- 1'1 (1-(l-Pf)N}. fGF 
For a given Py this formula can be used 
to approximate N by an iteration very 
fast. The ne cessary numb e r of patte rn s N 
to detect a l l faults in F v ith 
pr o b abi l ity P
r 
requi r es on ly kno v ledge of 
t he f a u l t d e t ect i on p r o ba bil ity Pf' But 
unfo r tunate l y the r e are only e stimations 
Sf for eac h Pf available . Th ese estl~ations may result 1n a sys t e matic 
over-esti~ation of PF ' For compensa t ion in ( Ag J aS4) a weighti ng facto r 16 
proposed. PROTEST does not need such a 
fa c tor, because its es t imations were 
syatematically higher than P f in all 
investigated examp l es . 
PROTEST a160 uses fo r mu l a 3 to lolve the 
following pro b lem: F consists of all 
faul t s of t he Circ u it , f o r eac h d 6 [0 , 1) 
Fd Ire t he d* l OO 1 faults with highest 
detection probilitiea a nd e is the 
r equired p r obability t h at a pattern set 
d"l .. ctll whul" Pd ' TIo "n PROTEST d .. te'- OI in", 
the necessa r y s I ze N of the patte .- n set . 
Table 2 shows the resu l ts fo r HULT and 
ALU: 
1 
1 , • N 
1 ALU 0.98 0 .9 8 212 
1 HULT 0 . 98 0. 9 8 ." 
1 
Table 2 , Size of tea t sets 
Several ran d o m pattern sets o f <h. 
required size were c r eated fo< both <h. 
ALU .. , tho MU LT . Wit h .11 tho se se t B 
fault s i mulati o n ha d reach e d a cov e r sg e 
of 9 9 ,9 - 100 %. 
The r e a r e know n circui t s which can be 
very poo r ly tested by r andom pa t te r ns. 
Some of those circu i ts were slso a nsly z ed 
by P ROTEST . DIV is the comb i natorial part 
of a 16 bit divide r and COMP 18 the 
connection of 16 sligh t ly modified SN748S 
comparat o rs to a c a scaded 24 b i t word 
compara t o~ (rig. 7). 
I n o r d e r to test those circuits PROTEST 
p r oposed a number of test pa tt e t n s l isted 
in t able 3. 
1 1 d e N(OIV) N(CQHP) 1 
1- --- -+-------+-----------+-------------- 1 
I 1.010 . 95 I 499960 1 292808220 I 
1 I 0.98 I 614 590 I 355 083 821 1 
I I 0.999 I 966 967 I S56 622 443 I 1 1 I 1 I 0. 9 81 0 . 95 I 491 827 247 H2 478 I 
I I 0.98 I 608 900 1 309 063 047 I 
I I 0.999 I 965 59 1 I 510 127 655 I 
1 I 
Table 3: Size of test se t s 
These large pattern aets cause random 
pat t e rn t est i ng to become uneconomical. 
But by modifying the pstte r n s e ts 
slight l iy. the nu~ber of patterns can b e 
r educe d d rastica l ly. 
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Fi g . 7: 24 bi t comparato r COMP 
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6.0 Op t i mi ze d inp u t 8ig n al p r o ba bi lities 
In Tab l e 3 the la r ge num ber of pattern 
aet8 a r e ca l cula t ed under t he aSBumption 
that the primary inputs of t he ci r cuit 
are al l stimulated by logical "1" with 
the probability p ~ 0 . 5. But ai 
arbitrary t upel X: " tPi I i61) 610 , 1 ) 
determ i nes pattern sets which have an 
arbitra r y probability P i 6 10,1). X 
determi nes a probability Pt{ X) of 
d etect i on of each fault f. 
With SOme natural num ber N 
is an estimation of the probabi l i t y thst 
N realizations ot X d etect the Whole F. 
For eViry combinational circuit 
J w: [0, 1] - - > (0 ,1) 18 a real f u nction 
which ca n be maxim i ze d by a t upel (P i I 
i61>. t hu s lea d ing to maximal 
fault detection . N i s only a nume r ical 
p a r ameter. 
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PROtEst include . an opti.l~in& procedure, 
whi ch f ind s a lo cal aaxlaull of I N• The proc e dure work. accordi n g to the hlll 
cli.bing pri ncip l e also used in aany 
other fielda I Nils801. Table 4 .hows the 
opti.al liana1 probabilities PROTEST 
proposed fo~ each pr 1.sry input of COKP. 
AO 0.63 1 0 0.!i6 AI 0.69 II 0.75 
., 0.38 B2 0.38 .3 O. B B3 0.31 
A4 0.13 B4 0.13 AS 0.94 BS 0 . 88 
.. 0 . 88 .. (J . B8 AI 0.88 B7 0.88 
AS 0.88 .. (J . 94 •• 0 . 94 B' 0.94 AlO 0.88 BI 0 0 .88 All 0.88 Bll 0.94 
A12 0 . 88 B12 n.S8 '13 0.88 B13 0 . 94 
A14 0.94 B14 0 . 94 A15 0 .94 115 0.94 
A16 0.88 B16 0 . 88 A17 0.94 117 0 . 94 
AI8 0.94 B18 0.88 AI' 0.94 Bl' 0 .9 4 
AlO 0.94 B20 0.88 
." 0.94 B21 0 . 88 A22 0.94 B22 0.94 A23 0 .9 4 123 0 . 88 
TIl 0 . 63 TI2 0.63 TI3 0.63 
Table 4, Optilliz t: d ailna l probabilities at 
th e prll11ary inputs 
It 1. r e .arka ble h , . Duch the opt l J1al 
input probabilJ tha differ from <h. 
co n ven tionally Ill ed value 'f O.!i • table , 
ahows the nu.be r 'f patte rn . which ". 
necessar y u s ina the ae pr obabilities. 
I I 
Id e N(DIV) N(COMP) 1 
1-------+-------+-----------+------------1 I 1.0 I 0 . 95 I 6 066 I 8 932 I 
I I 0.,8 6 .6. I 10 284 I 
1 I 0.999 I 10 063 I 14 91 1 I 
I I I I 
I 0.98 I 0.95 I S 097 I 6 8 28 1 
1 0.98 5 780 I 7 767 I 
I I O ••• • I 8 052 I 10 8'3 I 
I I 
Tabl e 5: Yhe nec~ sat ry aize of op timlzed 
te.t aeta. 
The teatlenath UJ1 ng the opti.1~ed input 
a i gnal probabil1tiea was reduced by 
a e veral ordera of lIasn itude. Yhis result 
was validated by fault 11aulation. 
Each circuit haa been siaulsted with tw o 
randoD pattern ae ta of s1ze 12 000. One 
of the random pattern seta stiwulated 
each primary input with l og ical "l~ with 
the co.~only u. ~ d p~ob.bility of 0.5. The 
other pattern act wea ~ reated a~cordln& 
to the optimi~ftd sianal p r obabilities . 
Table 6 ahows fo r bot h pattern sets, how 
t he fau lt cove r age lnereasea with the 
nUllber of used patt e rn . 
For both ci rcuits fault sillula t ion show s 
that conve nti o nal r an dom pattern test 
yields very inauffici e nt results whereas 
the pattern se ta propos e d by PROTESt 
detect nearly all faulta. 
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I 
I Pattern 'D IV COMP \ 
1 count I not I optim . I no t I opti •• 1 
I l opth·1 loptla·1 1-------+-------+--------+-------+-------I 10 I 111.8 I 26.1 \ 32.1 I 44.5 
1 100 I 56.5 I 66.3 I 70.4 I 72.7 
I 1000 I 69.1 I 94.6 I 75.8 I 95.4 
I 2000 I 71.4 I 98.5 I 76 . 5 I 97.2 
I 3000 I 73.2 I 99.0 I 77.2 I 98.3 
I 4000 I 74. 7 I 99.1 ! 79.6 I 99.4 
I 5000 I 16.8 I 99.1 1 80.0 I 99.4 
I 6000 I 77.2 1 99.4 I 80.4 I 99.4 
1 7000 I 77 . 2 I 99.4 1 80.4 \ 99.5 
I 8000 I 77 . 2 I 99.6 1 80 . 5 I 99.5 
I 9000 I 77.2 199.7 180 . 5 199.5 
1 10000 I 77.2 199 .7 160.6 199 . 7 
1 11 000 I 77.2 199.7 180.& 199.7 
I 12000 1 77 .2 199.7 1 80.7 I 99.7 
I 
Table 6 : Fault detectlon by simulation 
of r andom patterns 
7.0 Implementa t ion 
PROTEST consists of dif fe rent program s 
writt e n in atanda rd PASCAL . They compile 
a structure desc r iption language f o r 
circuits, they generate te ~ t pattern sets 
and they ca rr y out ·t he algorithms 
d escribed above. It runs on a SIEMENS 
7 5 61 computer, a luchine with 
appro~imately 2.4 KIPS. the performance 
of the analysi s prograll Is depend e nt o n 
both the size of the circuit and the 
number of jointng points . 
In tabl e 7 the CPU time a nd the resulting 
size of II test set are listed for ~OM~ 
circ uit s . The transistor count for these 
ci r c uits 1. bas ed on a CMOS library. 
T!i'Ansistor estimated sioze CPU t1me 
I count 'f • t est . ., (seconds) 
I 368 594 0 .4 
I 1 274 7.8 000 0.7 
I 2 49& 120 000 000 1.0 
I 26 450 32 ,,0 23.0 
I 47 .36 8 284 000 41.0 
I 
Tabl e 7 , CPU t lme f" 
PR OTEST 
The opti~I'Z.tio n of 
probabilitiel i , mor e 
the effort depends on 
primary inputa, too . 
". analYliis by 
the input signal 
Here 
tho 
CPU intensive. 
the number of 
TAble 8 shows the CPU 
optim i ze the i n put slgnal 
~ime needed to 
p robabili ties . 
I transistor Input s op t 1m. CPU tim e 
I count tes t .. t 
I 368 11 '67 6.4 
I 1 274 32 • 264 49.0 I 2 4', 48 43 0 10 152. 0 
I 26 450 32 1 178 2 181.0 
I 
T8 ble 8, CPU time f" the op t imi zati o n 
by PRO TE ST 
8.0 S08e appl lcatloDI 
Th e opti.11 i nput a igna l p r obabilities 
calculated by PROTEST a r a u aed to de ai8n 
non-line a r f ee dback ahif t r eg l a t era 
(NlF SR) , which generat e auch opti~al 
pattern sequencel (KuWu8 4 ]. Shlilar the 
wellknown BILBO (HuchB1I th e NLF SR are 
uled for lelt - testi ng. Such an NLFSR 
reaches a hlgher fault det ectlon 
probability In ahorter telt ti .. e, 
generatlng .1nlmal hardware overhead 
COmpared to the I tandard 8IlBO. 
Thia self teatins s trategy ia uled i n t h e 
Karlsruhe synthell. system CADD Y 
(Carl.ruher Digital Delisn SLltem) 
( CJUt84 ) ,[ CKR84a] ,( SC KD8'4):- It uael 
l e ve ra l d .a ign fo r teatabilltr fea t u r ea 
l ike conventionel BI LB O. and NLPSk 
optionally. When u.ing BILBO I the 8Yltem 
get I the ne ces.ary t eltlength froa 
PROTEST . When u a ins NLPSR it alao obtaina 
th e opt imal input l ignal probability. 
Tha ule of PROTEST allo r educes the 
computing ti ae of o rd i n a ry At PG 6 for 
combinational circuit l or c ircuit I 
containing ICl n featu r el . Mo a t ATPG firat 
uae fault si.ulat i on by random patt e r ns , 
and .ecood whe n this beco.e . inefficient, 
they use other procedurea like the 
D-algorithll. Co mputi ng tiae for fault 
8imulation i s dra.ticall y r e duced b y 
uling opti .. ized pattern aetl. (For the 
optimlzed patterns the c.lcul a t i on of 
table 7 neede d only a quarter of the 
c o.puti ng tiae needed for the not 
optimized patterns.). Additionally the 
numb e r of fault I which are to be cr ea t ed 
by the mo r e ezpens ive aecond procedure 
de crea s es . 
'.0 Sualla ry: 
Th e CAD tool PROTEST hal been p re lented. 
t he tea t ability aeasure given by PROTEST 
i a the r lndo. pat t e rn te s tability of 
combina t ional Circui t l. I t f i nds lei. 
teltable fsultl. co~putel the random 
pattern telt length and de t e rlline l a n 
opt imiz e d input lignal probability for 
.ach orillary input. 
Thi l opti.i, ation lead a to a dr satic 
reduction of the neces.a ry r and oa pattern 
aet. The relulta we r e all validated b y 
fault lillulation. the delign systelll at 
the univerllty of ~lrIaruhe integratea 
PROTEST aa the key tool to achieve del i,n 
for test abili ty. 
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